This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

Search Results -

| Terms | Documents |
|---------------------------------------|-----------|
| L2 and (bus same (system or network)) | 14 |

US Pre-Grant Publication Full-Text Database

US Patents Full-Text Database
US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

| L4 | 4 |
|----|---|
| | ¿ |
| | Y |

Refine Search

| Recall Text 👄 | |
|---------------|---|
| | - |

Interrupt

Search History

Clear

DATE: Friday, August 06, 2004 Printable Copy Create Case

| Set Name side by side | | Hit Count | Set Name result set |
|-----------------------|--|-----------|---------------------|
| DB=US | SPT,USOC; PLUR=YES; OP=OR | | |
| <u>L4</u> | L2 and (bus same (system or network)) | 14 | <u>L4</u> |
| <u>L3</u> | L2 and ((system adj1 bus) same (network adj1 bus)) | 0 | <u>L3</u> |
| <u>L2</u> | L1 same microengine | 14 | <u>L2</u> |
| <u>L1</u> | multithread\$3 near5 (processor or computer) | 329 | <u>L1</u> |

Search Results -

| Terms | Documents |
|---------------------------------------|-----------|
| L2 and (bus same (system or network)) | 14 |

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database

US OCR Full-Text Database

Database:

EPO Abstracts Database JPO Abstracts Database

Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:

| L4 | j4 |
|----|----|
| | |
| | ļ. |
| | |

Refine Search

Recall Text 🔷

Clear

Interrupt

Search History

DATE: Friday, August 06, 2004 Printable Copy Create Case

| Set Nam side by sid | | Hit Count | Set Name result set |
|------------------------|--|-----------|------------------------|
| DB=U | SPT, USOC; PLUR=YES; OP=OR | | |
| <u>L4</u> | L2 and (bus same (system or network)) | 14 | <u>L4</u> |
| <u>L3</u> | L2 and ((system adj1 bus) same (network adj1 bus)) | 0 | <u>L3</u> |
| <u>L2</u> | L1 same microengine | 14 | <u>L2</u> |
| <u>L1</u> | multithread\$3 near5 (processor or computer) | 329 | <u>L1</u> |


Search Results -

| Terms | Documents |
|-------|-----------|
| L4 | 0 |

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

Database:



Search History

DATE: Friday, August 06, 2004 Printable Copy Create Case

| | e Query | Hit Count S | | |
|-------------|--|-------------|------------|--|
| side by sid | le | | result set | |
| DB=E | SPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR | | | |
| <u>L5</u> | L4 | 0 | <u>L5</u> | |
| DB=U | JSPT, USOC; PLUR=YES; OP=OR | | | |
| <u>L4</u> | L2 and (bus same (system or network)) | 14 | <u>L4</u> | |
| <u>L3</u> | L2 and ((system adj1 bus) same (network adj1 bus)) | 0 | <u>L3</u> | |
| <u>L2</u> | L1 same microengine | 14 | <u>L2</u> | |
| <u>L1</u> | multithread\$3 near5 (processor or computer) | 329 | <u>L1</u> | |

Search Results -

| Terms | Documents |
|--|-----------|
| (multithread\$3 adj1 processor) same microengine | 14 |

US Pre-Grant Publication Full-Text Database

US Patents Full-Text Database US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

| L1 | <u>.</u> | Refine Search |
|-------------|----------|---------------|
| Recall Text | S Clear | Interrupt |

Search History

DATE: Friday, August 06, 2004 Printable Copy Create Case

Set Name Query

Hit Count Set Name

side by side

result set

DB=USPT, USOC; PLUR=YES; OP=OR

L1 (multithread\$3 adj1 processor) same microengine

14 <u>L1</u>

Search Results -

| Terms | Documents |
|--|-----------|
| (multithread\$3 adj1 processor) same microengine | 2 |

US Pre-Grant Publication Full-Text Database

US Patents Full-Text Database US OCR Full-Text Database

Database:

EPO Abstracts Database JPO Abstracts Database


Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:

| 2 | <u> </u> |
|---|----------|
| | |

Refine Search





Interrupt

Search History

DATE: Friday, August 06, 2004 Printable Copy Create Case

Set Name Query side by side

Hit Count Set Name result set

DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

<u>L2</u> (multithread\$3 adj1 processor) same microengine

L2

DB=USPT, USOC; PLUR=YES; OP=OR

<u>L1</u> (multithread\$3 adj1 processor) same microengine

14 <u>L1</u>

Search Results -

| Terms | Documents |
|--|-----------|
| 6668371.pn. or 6661794.pn. or 6625654.pn. or 6606704.pn. | 4 |

US Pre-Grant Publication Full-Text Database

US Patents Full-Text Database
US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:



Search History

DATE: Friday, August 06, 2004 Printable Copy Create Case

Set Name Query side by side

Hit Count Set Name

result set

DB=USPT; PLUR=YES; OP=OR

<u>L1</u> 6668371.pn. or 6661794.pn. or 6625654.pn. or 6606704.pn.

4 L1

Search Results -

| Terms | Documents |
|---|-----------|
| (370/910 370/912 709/230 709/200 709/245 709/220 710/39 710/52 710/100 710/260 710/310 710/5 710/300 710/34 711/154 711/100 711/101 712/244 712/225 712/10 712/220).ccls. | 9482 |

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

L1

Recall Text Clear

Interrupt

Search History

DATE: Monday, August 09, 2004 Printable Copy Create Case

Set Name Query side by

side

DB=USPT, USOC; PLUR=YES; OP=OR

<u>L1</u> 710/39,52,100,260,310,5,300,34;709/230,200,245,220;711/154,100,101;712/244,225,10,220;370

Search Results -

| Terms | Documents | | |
|-----------|-----------|--|--|
| L1 and L3 | 10 | | |

US Patents Full-Text Database US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Recall Text

US Pre-Grant Publication Full-Text Database

Search:

| ↓4 | | |
|-------------|----|--|
| | | |
| | Y. | |
| | | |

Refine Search

Interrupt

Search History

Clear

DATE: Monday, August 09, 2004 Printable Copy Create Case

Set

Name Query

side by

DB=USPT, USOC; PLUR=YES; OP=OR

- <u>L4</u> 11 and L3
- L3 L2 and microengine
- <u>L2</u> multithread\$3 near5 (processor or computer)
- <u>L1</u> 710/39,52,100,260,310,5,300,34;709/230,200,245,220;711/154,100,101;712/244,225,10,220;370,

Hit List

Clear Generate Collection Print Fwd Refs Bkwd Refs Generate OACS

Search Results - Record(s) 1 through 4 of 4 returned.

☐ 1. Document ID: US 6668371 B2

L1: Entry 1 of 4

File: USPT

Dec 23, 2003

US-PAT-NO: 6668371

DOCUMENT-IDENTIFIER: US 6668371 B2

TITLE: Method and apparatus for software component analysis

Full Title Citation Front Review Classification Date Reference Separate Claims KWC Draw De

2. Document ID: US 6661794 B1

L1: Entry 2 of 4 File: USPT Dec 9, 2003

US-PAT-NO: 6661794

DOCUMENT-IDENTIFIER: US 6661794 B1

TITLE: Method and apparatus for gigabit packet assignment for multithreaded packet

processing

Full Title Citation Front Review Classification Date Reference Satisfies Claims KWIC Draw De


3. Document ID: US 6625654 B1

L1: Entry 3 of 4 File: USPT Sep 23, 2003

US-PAT-NO: 6625654

DOCUMENT-IDENTIFIER: US 6625654 B1

TITLE: Thread signaling in multi-threaded network processor



US-PAT-NO: 6606704

DOCUMENT-IDENTIFIER: US 6606704 B1

h eb bgeeef eebb ef be

TITLE: Parallel multithreaded processor with plural microengines executing multiple threads each microengine having loadable microcode

| Full | Title | Citation | Front | Review | Classification | Date | Reference | | | Claims | KWIC | Drawu Di |
|-------|-------|----------|----------|---------|----------------|--------|------------|-----------|--------|---------|--------|---|
| | | | | | | | | | | | | *************************************** |
| Clear | | Genera | ate Col | lection | Print | F | wd Refs | Bkwo | l Refs | Gener | ate OA | cs |
| | | | | | | | | | | | | |
| | Ten | ms | | | | | | | Do | cuments | 3 | |
| | 666 | 8371.pr | ı. or 60 | 561794 | .pn. or 6625 | 5654.p | on. or 660 |)6704.pn. | | | 4 | |

Display Format: TI Change Format

<u>Previous Page</u> <u>Next Page</u> <u>Go to Doc#</u>

First Hit Fwd Refs Previous Doc Next Doc Go to Doc#

Generate Collection Print

L1: Entry 2 of 4

File: USPT

Dec 9, 2003

US-PAT-NO: 6661794

DOCUMENT-IDENTIFIER: US 6661794 B1

TITLE: Method and apparatus for gigabit packet assignment for multithreaded packet

processing

DATE-ISSUED: December 9, 2003

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Wolrich; Gilbert Framingham MA
Bernstein; Debra Sudbury MA
Adiletta; Matthew J. Worc MA
Hooper; Donald F. Shrewsbury MA

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Intel Corporation Santa Clara CA 02

APPL-NO: 09/ 474650 [PALM]
DATE FILED: December 29, 1999

INT-CL: [07] + 04 + 12/56

US-CL-ISSUED: 370/394; 370/412 US-CL-CURRENT: <u>370/394</u>; <u>370/412</u>

FIELD-OF-SEARCH: 370/389, 370/394, 370/412, 370/413, 370/428, 370/429, 710/52,

710/64

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

| | Search Selected | Search ALL Clear | |
|---------|-----------------|------------------|---------|
| | | | |
| PAT-NO | ISSUE-DATE | PATENTEE-NAME | US-CL |
| 5173897 | December 1992 | Schrodi et al. | |
| 5784649 | July 1998 | Begur et al. | 395/872 |
| 5797043 | August 1998 | Lewis et al. | 395/876 |
| 5978838 | November 1999 | Mohamed et al. | |
| 6157955 | December 2000 | Narad et al. | 709/228 |

6434145

August 2002

Opsasnick et al.

370/394

6532509

March 2003

Wolrich et al.

710/240

FOREIGN PATENT DOCUMENTS

FOREIGN-PAT-NO

PUBN-DATE

COUNTRY

US-CL

0 633 678

January 1995

EΡ

ART-UNIT: 2665

PRIMARY-EXAMINER: Hsu; Alpus H.

ASSISTANT-EXAMINER: Nguyen; Toan

ATTY-AGENT-FIRM: Fish & Richardson P.C.

ABSTRACT:

A network processor that has multiple processing elements, each processing element supporting multiple simultaneous program threads with access to shared resources in an interface. Packet data is received from high-speed ports in segments and each segment is assigned to one of the program threads. Each packet may be assigned to a single program thread, two program threads, or a different program thread for segment of data in a packet. For the two program threads, one program thread can be used for header segment processing and the other program thread can be used for handling payload segment(s). Dedicated inputs for ready status and sequence numbers can provide assistance for receiving the packet data over a high speed port. The dedicated inputs are used to monitor ready flags from the high speed ports on a cycle-by-cycle basis. The sequence numbers are used by the assigned threads to maintain ordering of segments within a packet, as well as to order the writes of the complete packets to transmit queues.

27 Claims, 29 Drawing figures

Previous Doc Next Doc Go to Doc#

First Hit Fwd Refs Previous Doc Next Doc Go to Doc#

Generate Collection Print

L1: Entry 3 of 4

File: USPT

Sep 23, 2003

US-PAT-NO: 6625654

DOCUMENT-IDENTIFIER: US 6625654 B1

TITLE: Thread signaling in multi-threaded network processor

DATE-ISSUED: September 23, 2003

INVENTOR-INFORMATION:

CITY STATE ZIP CODE COUNTRY NAME Wolrich; Gilbert Framingham MA Bernstein; Debra Sudbury MA MA Hooper; Donald Shrewsbury Adiletta; Matthew J. Worc MA Wheeler; William Southboro MA

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Intel Corporation Santa Clara CA 02

APPL-NO: 09/ 473799 [PALM]
DATE FILED: December 28, 1999

INT-CL: [07] G06 F $\frac{15}{16}$

US-CL-ISSUED: 709/230; 709/200, 709/102, 709/245 US-CL-CURRENT: 709/230; 709/200, 709/245, 718/102

FIELD-OF-SEARCH: 709/200, 709/102, 709/245, 709/230, 713/155

Search Selected

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search ALL

Clear

| PAT-NO | ISSUE-DATE | PATENTEE-NAME | US-CL |
|---------|---------------|---------------------|---------|
| 5627829 | May 1997 | Gleeson et al. | 370/230 |
| 5689566 | November 1997 | Nguyen | 713/155 |
| 5742782 | April 1998 | Ito et al. | 712/210 |
| 5983274 | November 1999 | Hyder et al. | 709/230 |
| 6085215 | July 2000 | Ramakrishnan et al. | 709/102 |
| | | | |

6212542 April 2001

Kahle et al.

709/102

OTHER PUBLICATIONS

Schmidt et al, "The Preformance of Alternative Threading Architectures for Parallel Communication Subsystems," Internet Document, Online! Nov. 13, 1998.

Vibhatavanijt et al., "Simultaneous Multithreading-Based Routers"Proceedings of the 2000 International Conference on Parallel Processing, Toronto, Ontario, Canada. Aug. 21-24, 2000, pp. 362-369.

Turner, Jonathan et al., "Design of a High Performance Active Router," Internet Document, Online Mar. 18, 1999.

Gomez, J.C. et al., "Efficient Multithreaded User-Space Transport for Network Computing: Design and Test of the Trap Protocol, "Journal of Parallel and Dsitributed Computing, Academic Press, Duluth, MN, US, vol. 40, No. 1, Jan. 10, 1997 pp. 103-117.

ART-UNIT: 2143

PRIMARY-EXAMINER: Wiley; David

ASSISTANT-EXAMINER: Nguyen; Phuoc H.

ATTY-AGENT-FIRM: Fish & Richardson P.C.

ABSTRACT:

A parallel hardware-based multithreaded processor is described. The processor includes a general purpose processor that coordinates system functions and a plurality of microengines that support multiple program threads. The processor also includes a memory control system that has a first memory controller that sorts memory references based on whether the memory references are directed than even bank or an odd bank of memory and a second memory controller that optimizes memory references based upon whether the memory references are read references or write references. A program thread communication scheme for packet processing is also described.

16 Claims, 18 Drawing figures

Previous Doc Next Doc Go to Doc#

First Hit Fwd Refs

Previous Doc

Next Doc

Go to Doc#

Print

End of Result Set

Generate Collection

L1: Entry 4 of 4

File: USPT

Aug 12, 2003

US-PAT-NO: 6606704

DOCUMENT-IDENTIFIER: US 6606704 B1

TITLE: Parallel multithreaded processor with plural microengines executing multiple threads each microengine having loadable microcode

DATE-ISSUED: August 12, 2003

INVENTOR-INFORMATION:

NAME

CITY STATE ZIP CODE COUNTRY

Adiletta; Matthew J.

Worcester MA

ΜÃ

Wolrich; Gilbert Wheeler; William

Framingham Southborough

MA

ASSIGNEE-INFORMATION:

NAME

h

e b

CITY

STATE ZIP CODE COUNTRY

TYPE CODE

Intel Corporation

Santa Clara

CA

02

[PALM] APPL-NO: 09/ 387111 DATE FILED: August 31, 1999

INT-CL: [07] <u>G06</u> <u>F</u> <u>9/24</u>

US-CL-ISSUED: 712/248; 712/10, 712/228 US-CL-CURRENT: <u>712/248</u>; <u>712/10</u>, <u>712/228</u>

b cg b

FIELD-OF-SEARCH: 712/10-22, 712/225, 712/228, 712/248

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

| | Search Selected | Search ALL Clear | |
|---------|-----------------|------------------|---------|
| | | | |
| PAT-NO | ISSUE-DATE | PATENTEE-NAME | US-CL |
| 3478322 | November 1969 | Evans | 712/248 |
| 3792441 | February 1974 | Wymore et al. | 712/248 |
| 4514807 | April 1985 | Nogi | 712/21 |
| 4745544 | May 1988 | Renner et al. | 712/11 |
| 5915123 | June 1999 | Mirsky et al. | 712/16 |
| 6023742 | February 2000 | Ebeling et al. | 712/17 |
| | | | |

☐ 6079008 June 2000 Clery, III 712/11
☐ 6272616 August 2001 Fernando et al. 712/228

FOREIGN PATENT DOCUMENTS

FOREIGN-PAT-NO PUBN-DATE COUNTRY US-CL WO 94/15287 July 1994 WO WO 97/38372 October 1997 WO

OTHER PUBLICATIONS

Wazlowski, M., Agarwal, L., Lee T., Smith, A., Lam, E., Athanas, P., Silverman, H., Ghosh, S., PRISM-II compiler and architecture, IEEE PRoceedings, Workshop on FPGAs for Custom Computing Machines, 1993, IEEE.*

Trimberger, S., Carberry, D., Johnson, A., Wong, J., A time-multiplexed FPGA, Proceedings of The 5.sup.th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 1997, IEEE.*

Haug, G., Rosenstiel, W., Reconfigurable hardware as shared resource for parallel threads, IEEE Symposium on FPGAs for Custom Computing Machines, 1998, IEEE.* Hauser, J.R., Wawrzynek, J., Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of The 5.sup.th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 1997, IEEE.*

"Multithreaded Processor Architectures", IEEE Spectrum, 32 (1995) Aug., No. 8, New York, US, pp. 38-46.

"A Three Dimensional Register File For Superscalar Processors", M. Tremblay et al., IEEE Proceedings of the 28.sup.th Annual Hawaii Int'l Conference on Systems Sciences, 1995, pp. 191-201.

"A Processor Architecture For Horizon", M.R. Thistle et al., IEEE 1998, pp. 35-41. "The M-Machine Multicomputer", M. Fillo et al., IEEE Proceedings of MICRO-28, 1995, pp. 146-156.

"StrongARMing Portable Communications", T. Litch et al., IEEE Micro 1998, pp. 48-55.

ART-UNIT: 2183

PRIMARY-EXAMINER: Ellis; Richard L.

ATTY-AGENT-FIRM: Fish & Richardson P.C.

ABSTRACT:

A parallel hardware-based multithreaded processor is described. The processor includes a general purpose processor that coordinates system functions and a plurality of microengines that support multiple hardware threads. The processor also includes a memory control system that has a first memory controller that sorts memory references based on whether the memory references are directed to an even bank or an odd bank of memory and a second memory controller that optimizes memory references based upon whether the memory references are read references or write references.

17 Claims, 23 Drawing figures

Previous Doc Next Doc Go to Doc#

h e b b cg b cc e

First Hit Fwd Refs Previous Doc Next Doc Go to Doc#

Generate Collection Print

L3: Entry 1 of 4

File: USPT

Dec 23, 2003

US-PAT-NO: 6668317

DOCUMENT-IDENTIFIER: US 6668317 B1

TITLE: Microengine for parallel processor architecture

DATE-ISSUED: December 23, 2003

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY Bernstein; Debra Sudbury MΑ Hooper; Donald F. Shrewsbury MA Adiletta; Matthew J. Worcester MA Wolrich; Gilbert Framingham MA Wheeler; William Southborough MA

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Intel Corporation Santa Clara CA 02

APPL-NO: 09/ 387046 [PALM] DATE FILED: August 31, 1999

INT-CL: [07] <u>G06</u> <u>F</u> <u>9/48</u>

US-CL-ISSUED: 712/245; 712/228 US-CL-CURRENT: 712/245; 712/228

FIELD-OF-SEARCH: 712/245, 712/228, 712/39, 712/40, 712/248, 709/213, 709/312

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search ALL

| PAT-NO | ISSUE-DATE | PATENTEE-NAME | US-CL |
|---------|----------------|------------------|---------|
| 3373408 | March 1968 | Ling | 712/228 |
| 3940745 | February 1976 | Sajeva | 710/244 |
| 5390329 | February 1995 | Gaertner et al. | 709/108 |
| 5542088 | July 1996 | Jennings et al. | 709/103 |
| 5557766 | September 1996 | Takiguchi et al. | 710/260 |
| | | | |

Search Selected

| 5574922 | November 1996 | James | 712/220 |
|----------------|----------------|--------------------|---------|
| <u>5630130</u> | May 1997 | Perotto et al. | 709/107 |
| 5680641 | October 1997 | Sidman | 395/840 |
| <u>5742822</u> | April 1998 | Motomura | 709/102 |
| 5761522 | June 1998 | Hisanaga et al. | 709/107 |
| <u>5812868</u> | September 1998 | Moyer et al. | 712/23 |
| <u>5854922</u> | December 1998 | Gravenstein et al. | 712/245 |
| <u>5937187</u> | August 1999 | Kosche et al. | 709/104 |
| 6195676 | February 2001 | Spix et al. | 709/107 |
| 6216220 | April 2001 | Hwang | 709/103 |
| 6223279 | April 2001 | Nishimura et al. | 712/228 |
| 6389449 | May 2002 | Nemirovsky et al. | 709/108 |

FOREIGN PATENT DOCUMENTS

| FOREIGN-PAT-NO | PUBN-DATE | COUNTRY |
|----------------|------------|---------|
| 0 745 933 | April 1996 | EP |
| 59111533 | June 1984 | JP |

OTHER PUBLICATIONS

"Multithreaded Processor Architectures", G.T. Byrd et al., IEEE Spectrum, IEEE Inc., New York, US, vol. 32, No. 8, Aug. 1, 1995, pps. 38-46.
"A Processor Architecture For Horizon", M.R. Thistle et al., Orlando, Washington, IEEE Comp. Soc. Press., US, vol. Conf. 1, Nov. 14, 1988, pps. 35-41.
"Strongarming Portable Communications", T. Litch et al., IEEE Micro, US, IEEE, Inc., New York, vol. 18, No. 2, Mar. 1, 1998, pps. 48-55.

ART-UNIT: 2183

PRIMARY-EXAMINER: Coleman; Eric

ATTY-AGENT-FIRM: Fish & Richardson P.C.

ABSTRACT:

A parallel hardware-based multithreaded processor is described. The processor includes a general purpose processor that coordinates system functions and a plurality of microengines that support multiple hardware threads. The processor also includes a memory control system that has a first memory controller that sorts memory references based on whether the memory references are directed to an even bank or an odd bank of memory and a second memory controller that optimizes memory references based upon whether the memory references are read references or write references.

41 Claims, 23 Drawing figures

Previous Doc Next Doc Go to Doc#

US-CL

Hit List

Clear Generate Collection Print Fwd Refs Bkwd Refs

Generate OACS

Search Results - Record(s) 1 through 2 of 2 returned.

☐ 1. Document ID: US 6587906 B2, US 20030105901 A1

Using default format because multiple data bases are involved.

L2: Entry 1 of 2

File: DWPI

Jul 1, 2003

DERWENT-ACC-NO: 2003-645161

DERWENT-WEEK: 200361

COPYRIGHT 2004 DERWENT INFORMATION LTD

TITLE: Parallel <u>multithreaded processor</u> system for real-time operating system, has

global command arbiter connected to $\underline{\text{microengine}}$ and system resource unit, to determine whether particular $\underline{\text{microengine}}$ command request is to be granted

INVENTOR: ADILETTA, M J; BERNSTEIN, D; WHEELER, W; WOLRICH, G

PRIORITY-DATA: 1999US-0470541 (December 22, 1999), 2003US-0339221 (January 9, 2003)


PATENT-FAMILY:

 PUB-NO
 PUB-DATE
 LANGUAGE
 PAGES
 MAIN-IPC

 US 6587906 B2
 July 1, 2003
 000
 G06F013/00

 US 20030105901 A1
 June 5, 2003
 012
 G06F013/14

INT-CL (IPC): $\underline{G06} \ \underline{F} \ \underline{13/00}; \ \underline{G06} \ \underline{F} \ \underline{13/14}$




DERWENT-ACC-NO: 2002-681466

DERWENT-WEEK: 200402

COPYRIGHT 2004 DERWENT INFORMATION LTD

TITLE: Code debugging method for hardware-based <u>multithreaded processor</u>, involves writing current thread execution states to journal routine, if program execution in selected microengine encounters journal write command



h eb bgeeef eg ef be

| Terms | Documents |
|--|-----------|
| (multithread\$3 adj1 processor) same microengine | 2 |

Display Format: - Change Format

Previous Page Next Page Go to Doc#

Hit List

Bkwd Refs Clear Generate Collection Print Fwd Refs Generate OACS

Search Results - Record(s) 1 through 5 of 5 returned.

☐ 1. Document ID: US 6415338 B1

Using default format because multiple data bases are involved.

L1: Entry 1 of 5

File: USPT

Jul 2, 2002

US-PAT-NO: 6415338

DOCUMENT-IDENTIFIER: US 6415338 B1

TITLE: System for writing a data value at a starting address to a number of consecutive locations equal to a segment length identifier

DATE-ISSUED: July 2, 2002

INVENTOR-INFORMATION:

NAME

CITY

STATE

ZIP CODE

COUNTRY

Habot; Ronen

Ocean

US-CL-CURRENT: 710/22; 710/25, 710/26, 710/5, 711/171

Full Title Citation Front Review Classification Date Reference 25 succession Absolution Claims KMC Draw. De ☐ 2. Document ID: US 6345334 B1 L1: Entry 2 of 5 File: USPT Feb 5, 2002

US-PAT-NO: 6345334

DOCUMENT-IDENTIFIER: US 6345334 B1

TITLE: High speed semiconductor memory device capable of changing data sequence for

burst transmission

Full Title Citation Front Review Classification Date Reference School Communication Claims KWC Draw. De ☐ 3. Document ID: US 5459842 A

L1: Entry 3 of 5

File: USPT


Oct 17, 1995

US-PAT-NO: 5459842

DOCUMENT-IDENTIFIER: US 5459842 A

TITLE: System for combining data from multiple CPU write requests via buffers and using read-modify-write operation to write the combined data to the memory

ef b g ee e f b h e b e e



Display Format: - Change Format

Previous Page Next Page Go to Doc#

Hit List

Clear Generate Collection Print Fwd Refs Bkwd Refs
Generate OACS

Search Results - Record(s) 1 through 10 of 10 returned.

☐ 1. Document ID: US 6728845 B2

Using default format because multiple data bases are involved.

L4: Entry 1 of 10

File: USPT

Apr 27, 2004

US-PAT-NO: 6728845

DOCUMENT-IDENTIFIER: US 6728845 B2

TITLE: SRAM controller for parallel processor architecture and method for

controlling access to a RAM using read and read/write queues

DATE-ISSUED: April 27, 2004

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Adiletta; Matthew J. Worcester MA Wheeler; William Southborough MA Redfield; James Hudson MA

Cutter; Daniel Townsend MA
Wolrich; Gilbert Framingham MA

US-CL-CURRENT: 711/154; 710/39, 711/158

Full | Title | Citation | Front | Review | Classification | Date | Reference | Grave | Machine | Claims | KWC | Draw. Do

☐ 2. Document ID: US 6681300 B2

L4: Entry 2 of 10

File: USPT

Jan 20, 2004

US-PAT-NO: 6681300

DOCUMENT-IDENTIFIER: US 6681300 B2

TITLE: Read lock miss control and queue management

Full Title Citation Front Review Classification Date Reference Prince Claims Claims KWC Draw, Do

☐ 3. Document ID: US 6631462 B1

L4: Entry 3 of 10

File: USPT


Oct 7, 2003

US-PAT-NO: 6631462

h eb bgeeef e ef be

DOCUMENT-IDENTIFIER: US 6631462 B1


TITLE: Memory shared between processing threads



US-PAT-NO: 6631430

DOCUMENT-IDENTIFIER: US 6631430 B1


TITLE: Optimizations to receive packet status from fifo bus



US-PAT-NO: 6625654

DOCUMENT-IDENTIFIER: US 6625654 B1

TITLE: Thread signaling in multi-threaded network processor



US-PAT-NO: 6606704

DOCUMENT-IDENTIFIER: US 6606704 B1


TITLE: Parallel $\underline{\text{multithreaded processor}}$ with plural $\underline{\text{microengines}}$ executing $\underline{\text{multiple}}$ threads each $\underline{\text{microengine having loadable microcode}}$

| | Full | Title | Citation | Front | Review | Classification | Date | Reference | 31,753 | | Claims | KWIC | Drawe 0 | Æ. |
|---------------------------------|------|-------|----------|--------|--------|----------------|-------|-----------|--------|--|--------|------|---------|-------|
| | | | | | | | | | | | | | | _ |
| ******************************* | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | H-147 |
| | | 7. I | Docume | nt ID: | US 65 | 87906 B2 | | | | | | | | |
| | L4: | Enti | cy 7 of | E 10 | | | File: | USPT | | | Jul 1 | , 20 | 03 | |


US-PAT-NO: 6587906

DOCUMENT-IDENTIFIER: US 6587906 B2

TITLE: Parallel multi-threaded processing




TITLE: Handling contiguous memory references in a multi-queue system



US-PAT-NO: 6532509

DOCUMENT-IDENTIFIER: US 6532509 B1

TITLE: Arbitrating command requests in a parallel multi-threaded processing system




US-PAT-NO: 6427196

DOCUMENT-IDENTIFIER: US 6427196 B1

** See image for Certificate of Correction **


TITLE: SRAM controller for parallel processor architecture including address and command queue and arbiter





Display Format: - Change Format

Previous Page Next Page Go to Doc#

h eb bgeeef e ef be







IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



| | 4 |
|--|---|
| Membership Publica | Welcome United States Patent and Trademark Office |
| Help FAQ Terms IEE | E Peer Review Quick Links Se. |
| Welcome to IEEE Xplore* - Home - What Can I Access? - Log-out | Your search matched 0 of 1058483 documents. A maximum of 500 results are displayed, 15 to a page, sorted by Relevance Descending order. |
| | Refine This Search: |
| Tables of Contents | You may refine your search by editing the current search expression or enterinew one in the text box. |
| O- Journals & Magazines | multithread* and processor <and>microengine Search</and> |
| O- Conference Proceedings | ☐ Check to search within this result set |
| O- Standards | Results Key: JNL = Journal or Magazine CNF = Conference STD = Standard |
| Search | |
| O- By Author O- Basic O- Advanced | Results: No documents matched your query. |
| Member Services | |
| O- Join IEEE O- Establish IEEE Web Account | |
| O- Access the IEEE Member Digital Library | |
| Alastaniamiae | |

Print Format

O- Access the

IEEE Enterprise File Cabinet

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved

e

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Publications/Services Standards Conferences Membership Welcome **United States Patent and Trademark Office** » Se. **Quick Links** FAQ Terms IEEE Peer Review Welcome to IEEE Xplore* O- Home Your search matched 9 of 1058483 documents. O- What Can A maximum of 500 results are displayed, 15 to a page, sorted by Relevance I Access? Descending order. ()- Log-out **Refine This Search: Tables of Contents** You may refine your search by editing the current search expression or enteri new one in the text box. — Journals & Magazines multithread* and processor and memory and interfact Search)- Conference ☐ Check to search within this result set **Proceedings** ()- Standards **Results Key:** JNL = Journal or Magazine CNF = Conference STD = Standard Search O- By Author O- Basic 1 A single-chip programmable platform based on a multithreaded processor and configurable logic clusters Advanced Young-Don Bae; Seong-Il Park; In-Cheol Park; Solid-State Circuits, IEEE Journal of , Volume: 38 , Issue: 10 , Oct. 2003 Member Services Pages:1703 - 1711 ()- Establish IEEE [Abstract] [PDF Full-Text (715 KB)] **IEEE JNL Web Account** 2 An efficient, protected message interface C - Access the Whay Sing Lee; Dally, W.J.; Keckler, S.W.; Carter, N.P.; Chang, A.; **IEEE Member Digital Library** Computer, Volume: 31, Issue: 11, Nov. 1998 Pages:69 - 75 IEEE Enformise O- Access the [Abstract] [PDF Full-Text (220 KB)] IEEE JNL **IEEE Enterprise File Cabinet** 3 Nomadic Threads: a migrating multithreaded approach to remote memory accesses in multiprocessors Print Format Jenks, S.; Gaudiot, J.-L.; Parallel Architectures and Compilation Techniques, 1996., Proceedings of the Conference on , 20-23 Oct. 1996 Pages:2 - 11

[PDF Full-Text (1084 KB)]

4 Proceedings 6th Australasian Computer Systems Architecture Conference, ACSAC 2001

Computer Systems Architecture Conference, 2001. ACSAC 2001. Proceedings Australasian, 29-30 Jan. 2001 [Abstract] [PDF Full-Text (112 KB)]

5 Proceedings 1998 Fourth International Symposium on High-Perforn Computer Architecture

High-Performance Computer Architecture, 1998. Proceedings., 1998 Fourth International Symposium on , 1-4 Feb. 1998

[Abstract] [PDF Full-Text (192 KB)] IEEE CNF

6 ETA: experience with an Intel/spl reg/ Xeon/spl trade/ processor a packet processing engine

Regnier, G.; Minturn, D.; McAlpine, G.; Saletore, V.; Foong, A.; High Performance Interconnects, 2003. Proceedings. 11th Symposium on , 20 Aug. 2003 Pages:76 - 82

[Abstract] [PDF Full-Text (239 KB)] IEEE CNF

7 Advanced medical instrument-oriented operating system

Mouyong Liu; Yue Wu; Jiguang Ge;

Engineering in Medicine and Biology Society, 1998. Proceedings of the 20th A International Conference of the IEEE , Volume: 4 , 29 Oct.-1 Nov. 1998 Pages:1924 - 1927 vol.4

[Abstract] [PDF Full-Text (432 KB)] IEEE CNF

8 Experience with executing shared memory programs using fine-gra communication and multithreading in EM-4

Sato, M.; Kodama, Y.; Sakai, S.; Yamaguchi, Y.; Parallel Processing Symposium, 1994. Proceedings., Eighth International, 26

Pages:630 - 636

April 1994

[Abstract] [PDF Full-Text (560 KB)] IEEE CNF

9 Overview of the START(*T) multithreaded computer

Beckerle, M.J.;

Compcon Spring '93, Digest of Papers., 22-26 Feb. 1993

Pages:148 - 156

[Abstract] [PDF Full-Text (628 KB)] IEEE CNF

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help. | FAQ | Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved

| EEE HOME |
|--------------|
| SEAF |
| SEARCH IEEE |
| SHOP |
| |
| WEB ACCOUNT |
| CONTACT IEEE |
| EEE |

Publications/Services Standards Conferences Careers/Jobs

CCOUNT | CONTACT IEEE

JEEE Xp/ore®

Membership

Welcome
United States Patent and Trademark Office

IEEE Xplore®
1 Million Documents
1 Million Users
2 Million Users
3 Million Users
3 Million Users

Welcome to IEEE Xplore*

Help

FAQ Terms

Home

Search Results

[PDF FULL-TEXT 1084 KB]

PREV NEXT

DOWNLOAD CITATION

O- Home
O- What Can
I Access?

O Log-out

Tables of Contents

Journals & Magazines
Conference
Proceedings

O Standards

Seanch

O By Author
Basic

O Advanced

Member Services

Join IEEE
 Establish IEEE
 Web Account

O Access the IEEE Member Digital Library

IEEE Enterprise

File Cabinet

IEEE Peer Review Quick Links

RIGHTS LINKS

remote memory accesses in multiprocessors Nomadic Threads: a migrating multithreaded approach to

Jenks, S. Gaudiot, J.-L.

Dept. of Electr. Eng. Syst., Univ. of Southern California, Los Angeles, CA, USA;

Proceedings of the 1996 Conference on This paper appears in: Parallel Architectures and Compilation Techniques, 1996.,

Meeting Date: 10/20/1996 - 10/23/1996

Publication Date: 20-23 Oct. 1996

Location: Boston, MA USA On page(s): 2 - 11

Reference Cited: 23

Number of Pages: xiv+304

Inspec Accession Number: 5425587

Abstract:

executing on its assigned processor and fetching data from remote storage, a Nomadic compared to conventional "remote memory access" approaches instead of statically multicomputers that significantly reduces the number of message transfers when Nomadic Threads to take advantage of spatial locality found in the usage of many data Thread transfers itself to the **processor** which contains the data it needs. This enables This paper describes an abstract multithreaded architecture for distributed memory

Þ

eee

be

c e

Print Format

data local. By reducing the number of messages and laking advantage of locality the structures, because the migration of a thread to a node makes access to surrounding systems, including networks of workstations Corp. Connection Machine 5 (CM5), but is portable to other distributed memory conventional approaches while providing a simple runtime interface to compilers. The Nomadic Threads runtime system is currently implemented for the Thinking Machines Nomadic Threads approach allows programs to use fewer data transfers than

Index Terms:

locality abstract data types distributed memory systems parallel architectures Nomadic Threads abstract multithreaded architecture compilers distributed memory multicomputers migrating multithreaded approach multiprocessors remote memory accesses runtime interface spatial

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time

Search Results [PDF FULL-TEXT 1084 KB] PREV NEXT DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

O

be

5

eee

о е

þ

| E E |
|------------|
| m |
| Ö |
| Z |
| |
| E S |
| EAR |
| ç |
| m |
| EARCH IEEE |
| _ |
| S. |
| ₫ |
| T |
| 5 |
| ₩E B |
| BACCOUNT |
| 00 |
| NOO |
| = |
| |
| 2 |
| N. |
| Š |
| CT |
| m |

Membership Publications/Services Standards Conferences Careers/Jobs Quick Links **United States Patent and Trademark Office** Welcome

> 1 Million Users IEEE Xplore® 1 Million Documents

» ABSTRACT PLUS

Welcome to IEEE Xplare **→** Home

Search Results

[PDF FULL-TEXT 628 KB]

PREV

DOWNLOAD CITATION

Help

FAQ Terms IEEE Peer Review

O- What Can I Access?

O-Log-out

Tables of Contents

Conference Proceedings Journals
 & Magazines

Standards

O Basic O By Author

Advanced

Member Services

Web Account - Join IEEE

Access the IEEE Member Digital Library

leas anterprise

Access the IEEE Enterprise File Cabinet

RIGHTS LINKS

Overview of the START(*T) multithreaded computer

Beckerle, M.J.

Motorola Cambridge Res. Center, Cambridge, MA, USA

This paper appears in: Compcon Spring '93, Digest of Papers.

Meeting Date: 02/22/1993 - 02/26/1993

Publication Date: 22-26 Feb. 1993

Location: San Francisco, CA USA

On page(s): 148 - 156

Reference Cited: 9

Inspec Accession Number: 4750257

Abstract:

system provides access to the world of supercomputer-class I/O devices. An innovative with a network messaging interface and synchronization unit tightly coupled into the **processor** architecture. This hardware is coupled with a high-performance network tolerate the increases in memory latency which occur as the machine size is scaled up. variety of parallel programming styles, including those which use multithreading to by MIT and Motorola. *T is a scalable computer architecture designed to support a broad having a fat-tree topology with high cross-section bandwidth. In addition, a HIPPI I/O The hardware uses a customized reduced instruction set computer (RISC) microprocessor The author provides an overview of the START(stT) computer system being implemented

Þ

eee

б

be

eeec

C a

Print Format

software architecture is layered on this hardware to produce a working system which is at its foundation a UNIX-like software environment. The software architecture specifies the structure of parallel programs and the way that they can be controlled and debugged

Index Terms:

styles programming environments scalable computer architecture software architecture environment customised RISC microprocessor fat-tree topology memory latency network synchronization unit HIPPI I/O system START(*T) multithreaded computer UNIX-like software programming environments scalable computer architecture software architecture synchronisation customised RISC microprocessor fat-tree topology memory latency network messaging synchronisation synchronization unit messaging interface overview parallel architectures parallel programming parallel programming HIPPI I/O system interface overview parallel architectures parallel programming parallel programming styles START(*T) multithreaded computer UNIX-like software environment

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

Search Results [PDF FULL-TEXT 628 KB] PREV DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

ဂ

be

h

က e

be